### PART A(25 points) Short Answers

A1 (3 points) Add the two hexadecimal 2's complement integers below:

VOAF

+ x675E

A2 (5 points) What is the positive range represented by the IEEE single-precision floating point representation (normalization form, exponent cannot be all 1 or all 0)?

Please use the IEEE single-precision floating point representation to represent 42.375.

A3 (3 points) Considering a memory of 8G Bytes, assuming the size of instruction or data stored in the memory is 16-bit, what are the address space and the addressability of the memory, respectively?

A4 (5 points) Is the pair of functions, f1(A,B) and f2(A,B), together logically complete? Justify your answer

A	В	<b>f1</b> (A,B)	<b>f2</b> (A,B)
0	0	1	0
0	1	0	1
1	0	1	000
1	1	0	0


A5 4 points) Consider the following LC-3 instruction:

LDI R5, x100 ; the address of the instruction is X4000

Assuming the address of the instruction is X4000 what is the value of R5 after running this instruction? Some contents of the memory are shown below:

Address	X2786	X2787	X2788	X3F00	X3F01	X3902	X4100	X4101	X4102
Content	X4100	X4101	X4102	X2786	X2787	X2788	X3900	X3901	X3902

A6 (5 points) The following diagram is a gate circuit diagram of 2<sup>2</sup>-3-bit memory. Memory access requires decoding the address, which means the decoder decodes input A [1:0] into 4 output lines. As shown in the figure, each word line in memory contains 3 bits (i.e. I word), which is the origin of the term "word line". When reading memory, as long as the address value A [1:0] is set, the corresponding word line is selected for output. Each bit in memory is ANDed with its corresponding word line, and ORed with the same bit on other word lines. Since only one word line is selected at any time, this is actually a bit selection multiplexer switch. Three such bit-level multiplexers are connected together to form a word selector switch, which reads one word at a time.



We already know the values of memory locations:

D <sub>i</sub> [j]	D <sub>i</sub> [2]	D <sub>i</sub> [1]	D <sub>i</sub> [0]
0	1	0	Tri
1	0	1791	v
5 2	0	Х	0
3	1	1	0

- 1) (3 points) If A [0] = 1 and A [1] = 0, we will get D1 as the output. If A [0] = 0 and A [1] = 1, we will get D2 as the output. If A [0] = 0 and A [1] = 0, we will get D3 as the output. Assuming D1+D2=D3, what are the values of x and y, respectively?
- 2) (2 points) What wound be the impact if the value where the arrow points becomes 1?

# PART B(26 points) Digital Logic Structures


B1(6 points) Please implement a transistor-level circuit for the following truth table, where A, B and C are input signals, and L is an output signal.

Hint: you can first implement some parts of the circuit as sub-modules, and then build the entire circuit based on these cub-modules

	A	D	7 01	these sub
	-	В	C	
	0	0	0	L
	0	0	+ 0	0
	-	-	1	1
	0	1	0	0
	0	1	1	-
	1	0		1
ŀ	1		0	0
1	1	0	1	1
L	1	1	0	1
L	1	1	1	1
				1

#### B2(7 points)

1) (2 points) Please write the logic expression for the circuit below.




- 2) (3 points) Re-write the expression using only NOT and NAND.
- 3) (2 points) Draw the logic diagram implemented using only NOT gates and NAND gates.

B3(3 points) Use only NOT gates and 2-input NOR gates to draw a logic circuit diagrams for expression  $L=A\bar{B}+\bar{A}C$ .

#### B4: (10 points)

- (2 points) Please explain why state machines must be implemented using sequential circuits and cannot be realized with only combinational circuits.
- 2) (2 points) D-trigger, is a type of digital storage element in digital circuits. It has three inputs: a data input (D), clear input (R) and a clock input (CLK). When the clear signal (R) is asserted, it forces the output (Q) to be '0'. The clock input determines when the data input should be sampled. When clock signal rising edge occurs, it will make Q = D.

Your job: Describe what the following sequential circuit does in one sentence. Assume that the output  $Q_0Q_1Q_2Q_3$  is initially 0000.



3) (6 points) Design a Finite State Machine (FSM) that recognizes patterns of "000" and "010" in an input string and outputs 1 when either pattern is detected. For example, giving a string 00001000, it will produce 00110101

## PART C: The Von Neumann Model (20 points)

For the following questions, refer to the LC-3 Von Neumann Model below. The current PC, register file and

Address	ns, refer to the LC-3 voil recently is provided, and the LC-3 computer is  Instruction / Data	KI (KI)
x3060	0110 001 111 000000	R2←M[R7+1]
x3061	0110 010 111 000001	R3←-R2
x3062	1001 011 010 111111	10.0%
x3063		R6←0
x3064	0101 110 110 1 00000	R6←R6+1
x3065	0001 110 110 1 00001	R4←R2 & R6
x3066	0101 100 010 0 00 110	30
x3067	0000 010 000000001	R0 ←R0 + R1
x3068	0001 000 000 000 001	R1 << 1
x3069	100 000 100 100 1000	R6 << 1
x306a	0001 110 110 000 110	R5←R6 + R3
	0001 101 110 000 011	
x306b x306c	0000 110 1111111001	344

1,000	TO TO						I de la companya de l	R7
	1 /	1	T 22	R3	R4	R5	R6	
Component	R0	RI	R2	x1145	xAE86	x8848	x0C5B	X3100
Value(Hex)	x0006	x04D7	x9B1F	dv chy	APT FEA	科人科学		

J. Commercial Commerci	A A TON	PC atnion 85
Component	IR	x3060
Value(Hex)		the season of the season of

C1 (4 points) After the execution of the instruction at x306d, the partial results in memory are as

follows.	Instruction / Data	Note
Address	2222 0001 0010	
x3100	0000	
x3101	0000 0000 0000 1111	sogilar A.
x3102	0000 0001 0000 1110	priority of the state of the st
	0000 0001 0001 0100	1 17 0 1 10000
x3103	2001 0010 0000	1 1000
x3104	0000 0001 0010 0000	the provided information. (T

Complete the missing data between x3060 and x306d based on the provided information. (The "note" section in the memory table is only for your convenience and will not be considered in the grading. Some notes have already been provided and ensured to be correct.)

C2 (12 points) When the machine completes the execution of an instruction in memory address x3060 to x306d, the status of some registers of the machine is shown in the table below. Please fill in the blanks in the following three tables according to the given information.

in the blanks in the following thre		(A)	190211	T R5	R6	R7
1) (6 points) Reg ster File	T R2	R3	R4	xFFF9	x0008	x3100
Component R0 R1	x000F	xFFF1	YE FE	AI .		
Value(Hex)	1 11		To less	7		
2) (2 points) IR and PC		PC	1010			
Component IR	1000	x3066	1006			
Value(Hex)	7110	0.0000			15/16	
- 3 1		00000 1610	1000	7		
(4 points) MAR and MDR	Troo 3	MDR	EDRO.	-		
MAK	600			1		
Value(Hex)	1200 m	ctions between	204	o and x30	6d. (Wit	thin 30

C3(4 points) Describe the function of the instructions between x3060 and x306d. (Within 30 words. You can use specific addresses, registers, and data for description.

D1. (16 points) The PC is initially loaded with x3000 and some instructions in x3000~x300D are shown in the Table D.1. We've hidden the middle 7 instructions, but you can restore them by following the tips in Table 2 below. Table D.2 contains the contents of some registers after executing each of the 7 instructions, when they are executed for the first time.

Your job is to complete the Table D.2

Your Job is	/ Data	Note
Table D.1:	Instruction / Data	AND R2, R2, #0
Address	010 010 1 00000	NOT R1, R1
x3000	001 001 11111	ADD R1, R1, #1
x3001	201 001 1 00001	10.3
x3002	0001 001 001 1	AND R2, R2, #0
1	0101 010 010 1 00000	ADD R2, R2, #-1
x300A	0101 010 010 1 11111	ADD RE,
	0001 010 010 1 111	ST R2, #5
x300B	0001 010 0 0000 0101	HALT
x300C	0011 010 0101	
x300D	1111	

paction in memory address the table below. Please fill tion.

5	R6	R7
F9	x0008	x3100

06d. (Within 30

000~x300D estore them gisters after

		-	PC	MA	l.R	MDR		IR	RO		R1	R2	R
ex	After ecuting 3002	g x3	003	/		1		1	x0461	xl	OCF8	0	0
exe	fter cuting 003	x30	04	x3003					x0461	хD	CF8	0	xFFF
Af execu x30		x300	5	x3004	x02	2 }	(0)						2 - 7.11
Afte execut	ing	x3006	X	3005	хl	X	l	-	da	d o	35	0 2	E159
After executir x3006		3007	х3	006	x0	x0	NO DA	10 4	coop the	98 n.	100	0.1140	
After executing x3007	x30	008	x30	07				x046	1	CF8	1		
After xecuting x3008	x300	09 2	c300	8	4	art L		x08C2	xDC	F8	1	1000	
After ecuting 3009		1		xOF		×0F_			ros au	1	h		

D2(4 points). What does this program do?

D3 (8 points). How to do right shift and compare? Complete the following program. Hints:

We fix the shift bits as 3 and we store 1/0 as the compare result. Suppose all the registers are initialized to 0.

Address	Instruction / Data
X3000	X9
X3001	X1261
X3002	XIDA1
2	X1
X3003	X1
X3004	X58
X3005	X0 01
X3006	X1B43
X3007	X16C3
X3008	X1482
X3009	XO FA
1-	XI
X300B	X0401
¥300C X	1D
200D X	3C05
1	025
300F	
and the same of th	